Home | Login | Register Now  [March 20, 2010 ]
EDA Home / eeForums / EDA
Find solutions to IC/board design challenges & discuss EDA tool use.
Post new  Print  thread
Message:  Suggestions for substrate modelling tools Post time:  2009-03-04
 

Author:Singularity

Points:  10

Send Message

Hi everyone! Please recommend analysis and simulation tools for substrate noise in digital systems. Looking for comprehensive and reliable modelling tools. Thanks!
Reply with quote Reply Watch  Useful (0) Useless (0)
EETimes India : Industry joins forces for network test, automation
Reply:Suggestions for substrate modelling tools Post time:  2009-03-09
 

Author:hedabrajesh

Points:  5

Send Message

Cadence has tool called QRC. This is a parasitic extraction tool and is capable to  characterize substrate (using doping profiles). Its also capable to extract substrate in terms of parasitic R's and C's. QRC will give you single netlist (having 2 dimentional layout parasitics plus substrate parasitics hooked up to interconnects and device back gates). This netlist can be simulated (as it is ) using any spice simulator. QRC also has 'what-if analysis' capability which helps in identifying substrate noise isolation at very early stage of physical design process.

If you want to know more about this product, please let me know. Thanks.

-Brajesh
Reply with quote Reply
Useful (1) Useless (0)
EETimes India : Microsemi, Brijot accelerate dev't of body scanners
Reply:Suggestions for substrate modelling tools Post time:  2009-03-20 03:04
 

Author:News Team

Points:  11708

Send Message

Hi Singularity,
You can read about how to eliminate substrate coupling in mixed-signal chips from this article in The File on EDA.
Hope you like it.
News Team edited at 2009-03-20
Reply with quote Reply
Useful (0) Useless (0)
EETimes India : LCD monitor shipments up by 3.8%
Reply: Suggestions for substrate modelling tools Post time:  2010-01-12 07:06
 

Author:michealhusee

Points:  5

Send Message

The message below quotes News Team's post.

Hi Singularity,
You can read about how to eliminate substrate coupling in mixed-signal chips from this article in The File on EDA.
Hope you like it.
I like your post its quite informative and i love to visit you again as you have done a wonderful job. i love to bookmark this site and would send it to other friends to read it and visit it to get upto date and quite interesting information chicago mortgage loans, i like the way you are working,keep it up, i will be here again as i get some time from los angeles mortgage loans services because they make me little busy, but i would love to stuck here again houston mortgage loans. Thanks for sharing nice information with us.
michealhusee edited at 2010-01-12
Reply with quote Reply
Useful (0) Useless (0)


Previous thread    Learn more about Verif...
IEEE standardizing low...    Next thread  

Quick Reply
*  Nickname: Visitor 4468(To avoid code verification, simply login or register with us. It is fast and free!)
*  Message title:
*  Comment:
*  Verify code:
The engineering community needs are best served with a professional environment at eeForums. And we need your help in ensuring eeForums best serves your needs. Please report offensive or irrelevant messages/replies by clicking here. Thank you for your help and participation!
Return to EDA
The views and opinions shared on eeForums and eeBlogs are those held by users of the web site and do not represent those of EE Times - India. EE Times - India is not liable or responsible for any defects, deficiencies, errors, omissions or inaccuracies in any information, data or other content (whether provided or offered therein or in or through eeForums and eeBlogs).
Hot Tags
null ASIC online Connec... Nexus sense signal... NID electr... chipme... distri... compon... Buyer NIFT Digita...
Promo Box
eeForum homepage