Home | Login | Register Now  [March 21, 2010 ]
EDA Home / eeForums / EDA
Find solutions to IC/board design challenges & discuss EDA tool use.
Post new  Print  thread
Message:  Schematic Capture for today's PCB/System in Package designs Post time:  2008-02-19 02:14
 

Author:vkohli

Points:  15

Send Message

For today's digital designs, do you still find value in capturing the design as a schematic? How does your team integrate changes driven from ASIC/FPGA/SiP team? Is this process automated ari
Is your librarian splitting an 800 pin device in 10 symbols and you instantiate each symbol on a separate schematic sheet?Do you have to wait for your librarian to make the new part available in the libraries before working on the design?
vkohli edited at 2008-04-18
Reply with quote Reply Watch  Useful (3) Useless (0)
EETimes India : Opinion: High costs will harm Google Chrome
Reply:Schematic Capture for today's PCB/System in Package designs Post time:  2008-03-10
 

Author:stylo emb

Points:  10

Send Message

Still todays industry are not recommending the ASIC chip. Only big industries are recommending the ASIC/FPGA ...
Reply with quote Reply
Useful (0) Useless (0)
EETimes India : Graphene enables cheaper, thinner OLEDs
Reply:Schematic Capture for today's PCB/System in Package designs Post time:  2008-03-20 09:41
 

Author:Editorial Team

Points:  301

Send Message

stylo emb,

vkohli is running a series of articles on schematic capture on EE Times-India.Go to http://www.eetindia.co.in/ART_8800511198_1800000_TA_b317d01f.HTM to download the PDF.

You can also discuss the article with Cadence Senior Architect Vikas Kohli in this thread.
Editorial Team edited at 2008-03-20
Reply with quote Reply
Useful (0) Useless (0)
EETimes India : HDMI 1.4a includes mandatory 3D formats
Reply:Schematic Capture for today's PCB/System in Package designs Post time:  2008-07-16
 

Author:vkohli

Points:  15

Send Message

Many engineers use Excel to do pin assignment and capture connectivity. Read article " Speed design capture using spreadsheets for interconnects" to see how you can use power of Excel to capture connectivity, constraints and netlist to layout
Reply with quote Reply
Useful (0) Useless (0)
EETimes India : Rumours: Gate-last tech for Samsung in 22nm
Reply:Schematic Capture for today's PCB/System in Package designs Post time:  2008-09-29 08:58
 

Author:Editorial Team

Points:  301

Send Message

You can download "Speed design capture using spreadsheets for interconnects" at http://www.eetindia.co.in/ART_8800530696_1800000_TA_332f0442.HTM
Editorial Team edited at 2008-09-29
Reply with quote Reply
Useful (0) Useless (0)


Previous thread    DCS
Will China trounce Ind...    Next thread  

Quick Reply
*  Nickname: Visitor 6386(To avoid code verification, simply login or register with us. It is fast and free!)
*  Message title:
*  Comment:
*  Verify code:
The engineering community needs are best served with a professional environment at eeForums. And we need your help in ensuring eeForums best serves your needs. Please report offensive or irrelevant messages/replies by clicking here. Thank you for your help and participation!
Return to EDA
The views and opinions shared on eeForums and eeBlogs are those held by users of the web site and do not represent those of EE Times - India. EE Times - India is not liable or responsible for any defects, deficiencies, errors, omissions or inaccuracies in any information, data or other content (whether provided or offered therein or in or through eeForums and eeBlogs).
Hot Tags
null ASIC online Connec... Nexus sense signal... NID electr... chipme... distri... compon... Buyer NIFT Digita...
Promo Box
eeForum homepage