Home | Login | Register Now  [March 19, 2010 ]
EDA   Home / eeForums / EDA
Find solutions to IC/board design challenges & discuss EDA tool use.
Poll:  Which verification methodology do you prefer? Poll records:1
  • Verification Methodology Manual (VMM) 0.0%
  • Open Verification Methodology (OVM) 0.0%
  • Reference Verification Methodology (RVM) 0.0%
  • e Reuse Methodology (eRM) 100% 100.0%
  • Proprietary 0.0%
Hot message
Moderated by: eetengr 
Visit other forums Post new Post new |  Recommend  | Apply as moderator
  Thread Author Company Views Replies Last reply
Awtop Hot message Dynamic weight measurement control technol... 351 1
2010-03-10
Recommended Hot message ARM9 S3C2440 based dev kit ? mobilant techno... 6,257 12
2010-03-10
Power amp targets TD-SCDMA handsets globalsources 95 0
2010-03-04
Digital Dental xray sensor HeritageDentalC... 212 0
2010-02-19
What means EDA? globalsources 272 1
2010-02-16
How to convert video and music (including protected movie and music) hoerer113 250 0
2010-02-04
Freelance Jobs & Work. freelancercaree... 288 0
2010-01-29
Solar Power Generator bokin enterprise 247 0
2010-01-23
Suggestions for substrate modelling tools CE 18,421 3
2010-01-12
OPA 381 Eros Suppliers 426 0
2009-11-04
embedded system tata 470 1
2009-09-23
TENET TECHNETRONICS is now an official Distributor in INDIA for Arduino Boards tenet technetro... 509 0
2009-08-29
Boardcon Releaase new Arm 11 development board based on S3C6410 Boardcon 3,655 0
2009-07-21
What it takes to be an analog/RF IC design engineer? Entrepreneur 336 0
2009-07-12
New Resource for Electronic Design Engineers Fleishman Hillard 871 0
2009-07-02
Resource for Electronic Design Engineers Fleishman Hillard 331 0
2009-07-02
FREE spam filter developer,in now under your mouse dody 547 0
2009-06-06
Some help needed. none 5,111 0
2009-05-11
Functional Qualification? None 596 0
2009-04-13
IEEE standardizing low power format None 1,452 2
2009-04-02
Verification challenges TenEDA 1,160 4
2009-03-23
Which fab tech will rule the sub100-nm era? ORD 2,647 1
2009-01-08
Learn more about Verification with Specman Think Verificat... 2,458 0
2008-12-22
Algorithmic synthesis: the best route to ESL? EE Times-India 948 0
2008-12-11
Cadence removes firms from partnership program EE Times-India 1,098 1
2008-12-02
Synopsys ICC or Magma Talus the right candidate for 45nm and below design LSI 1,546 0
2008-10-29
Fab technologies on the spotlight EE Times-India 560 0
2008-10-14
EDA tools fail system-level designs EE Times-India 1,243 1
2008-10-09
Schematic Capture for today's PCB/System in Package designs Cadence 5,416 4
2008-09-29
Can DfE break into the mainstream? EE Times-India 792 0
2008-09-15
Commentary: Multicore needs communications by design EE Times-India 633 0
2008-09-09

eeForums Legend
Highly recommended messagesRecommended Moved messagesMoved Locked messagesLocked Set top messagesTop message Hot messagesHot message
Visit other forums
Hot Tags
null ASIC online Connec... Nexus sense signal... NID electr... chipme... distri... compon... Buyer NIFT Digita...
Promo Box
eeForum homepage